



ARQ-LVT001

RAD-HARD Dual 500Mbps Bus LVDS Transceiver

FEATURES

- Dual drivers, LVCMOS/LVTTL compatible inputs with LVDS outputs
- Dual receivers, LVDS inputs with LVCMOS/LVTTL compatible outputs
- 500.0 Mbps low jitter data path
- 3.3V single power supply
- Low power consumption
- 6mA output driver short circuit (OUT+, OUT-)
- Cold sparing on all pins
- 2ns Propagation delay in temperature range
- Extended LVDS Input Common Mode [-4; +5] V
- Receiver input threshold $\leq \pm 100$ mV
- 25 mV (typ) Input hysteresis
- Fail-safe protection circuit
- Radiation tolerant: 300 Krad(Si)
- Latch-up free up to 60 MeVcm²/mg
- ESD tolerance: 8KV
- Packaging: 18-pin, Ceramic Flat Pack (CFP).
- ANSI TIA/EIA 644a LVDS standard Compliant
- Space level

DESCRIPTION

ARQUIMEA ARQ-LVT001 is a Dual BiCMOS flow-through differential line driver-receiver pair designed for aerospace applications requiring high data rates and low-power dissipation. The device is designed to support data rates above 500 Mbps utilizing Low Voltage Differential Signaling (LVDS) technology.

The drivers accept LVTTTL/LVCMOS input levels and convert them to LVDS output signals. The receivers accept LVDS input signals and convert them to 3.3V LVCMOS signal levels.

In addition, the dual LVDS transceiver pair supports an individual TRI-STATE function that may be used to disable the output stages, disabling the load current, and thus dropping the device to an ultra-low idle power state.

The input buffers of LVDS receiver include an active internal fail-safe circuit that sets the output of the receiver to a known high state when one or the two inputs floating, or inputs shorted.

The extended common mode range allows high voltage drops between ground planes without affecting performance.

APPLICATIONS

The ARQ-LVT001 provides the basic bus Driver and Receiver functions that allow isolation of segments or long-distance applications.

The intended application of these devices and signaling technique is for both SpaceWire point-to-point baseband (single termination) and multipoint (double termination) data transmissions over controlled impedance media.

The transmission media may be printed-circuit board traces, backplanes, or cables.

RADIATION HARDENING

PARAMETER	MIN	TYP	MAX	UNIT	COMMENTS
TID	300	-	-	Krad	TBC
SEL	60	-	-	MeVcm ² /mg	Only validated on design ARQ-LVR001
SEE performance for a GEO orbit	1E-13 TBC	-	-	Err/Bit/day	

More information about radiation hardening features and radiation test conditions is available under request.

AVAILABLE OPTIONS

PRODUCT ORDERING N°	QUALITY LEVEL	PACKAGE (*1)	OPERATING TEMPERATURE	VARIANT DETAIL	TERMINAL MATERIAL AND FINISH (*2)	DELIVERY PACK
ARQ-LVT001-01	Engineering Model (*3)	18-pin Ceramic FP	-55°C to 125°C	NA	D2	15-pieces tray
ARQ-LVT001S01	Space Flight Model (*4)	18-pin Ceramic FP	-55°C to 125°C	NA	D2	15-pieces tray

(*1) Other packaging options, including raw die format, are also available under request.

(*2) The terminal material and/or finish shall be in accordance with the requirements of ESICC23500

(*3) Only electrically tested at 25°C

(*4) Space level screening and qualification per ESICC9000

ARQ_17501_DSH_001_Issue_04, Date: 01-07-2018

The information contained herein is as of publication issue. Production processing does not necessarily include testing of all parameters. This documentation is not contractual and content delivery cannot be considered as an offer or contract. Under this document, the Company assumes no obligation towards third parties, liability or guarantee whatsoever.

**INDEX**

FEATURES	1	CONTACT AND ORDERS:	16
DESCRIPTION	1		
APPLICATIONS	1		
RADIATION HARDENING	1		
AVAILABLE OPTIONS	1		
OVERVIEW	3		
BLOCK DIAGRAM	3		
TRUTH TABLE.....	3		
ABSOLUTE MAXIMUM RATINGS	4		
RECOMMENDED OPERATING CONDITIONS	4		
AC SWITCHING CHARACTERISTICS	6		
APPLICATIONS INFORMATION	9		
TYPICAL APPLICATION	9		
PINOUT DESCRIPTION	10		
PACKAGE	11		
MARKING.....	12		
QUALITY STANDARDS.....	13		
IMPORTANT NOTICE.....	14		
REVISION HISTORY	15		

GLOSSARY

BER	<i>Bit Error Ratio</i>
CMRR	<i>Common Mode Rejection Ratio</i>
CQFP	<i>Ceramic Quad Flat Pack</i>
ESD	<i>Electrostatic Discharge</i>
GEO	<i>Geostationary Earth Orbit</i>
IC	<i>Integrated Circuit</i>
I/O	<i>Input/Output</i>
LET	<i>Linear Energy Transfer</i>
LVDS	<i>Low Voltage Differential Signaling</i>
LVTTL	<i>Low Voltage Transistor-Transistor Logic</i>
PSRR	<i>Power Supply Rejection Ratio</i>
RL	<i>Load Resistor</i>
SEE	<i>Single Event Effect</i>
SEL	<i>Single Event Latch-up</i>
TID	<i>Total Ionizing Dose</i>
tf	<i>Fall Time</i>
tr	<i>Rise Time</i>
TTL	<i>Transistor-Transistor Logic</i>
VCM	<i>Common-mode voltage</i>
VID	<i>Differential Input Voltage</i>
VOS	<i>Offset voltage</i>
VT	<i>Differential output voltage</i>

ARQ_17501_DSH_001_Issue_04, Date: 01-07-2018

The information contained herein is as of publication issue. Production processing does not necessarily include testing of all parameters. This documentation is not contractual and content delivery cannot be considered as an offer or contract. Under this document, the Company assumes no obligation towards third parties, liability or guarantee whatsoever.



OVERVIEW

The ARQ-LVT001 provides the basic bus Driver and Receiver functions that allow isolation of segments or long-distance applications. The intended application of these devices and signaling technique is for both space-wire point-to-point baseband (single termination) and multipoint (double termination) data transmissions over controlled impedance media.

BLOCK DIAGRAM




Figure 1: Block diagram

TRUTH TABLE

MODE	ENABLES (*)	INPUTS	OUTPUTS	
	DEN	DIN	DOUT+	DOUT-
Disabled	L	X	Z	Z
Enabled	H	L	L	H
	H	H	H	L
	H	OPEN	L	H

Table 1: Driver Truth table

MODE	ENABLES (*)	INPUTS	OUTPUTS
	REN	$V_{ID} = V_{RIN+} - V_{RIN-}$	ROUT
Disabled	L	X	Z
Enabled	H	$V_{ID} > V_{TH}$	H
	H	$V_{TL} < V_{ID} < V_{TH}$?
	H	$V_{ID} < V_{TL}$	L
Fail-Safe	H	OPEN/SC/Terminated for $t_{FS} > 500ns$	H

Table 2: Receiver Truth table

Notes:

(*) If the enable input is left floating the circuit is enabled.

(**) L= low Logic Level, H= High Logic Level, X= Irrelevant, Z= High Impedance, '?'=Indeterminate

**ABSOLUTE MAXIMUM RATINGS**

SYMBOL	PARAMETER	VALUE
V _{DD}	DC supply voltage	-0.5 to 4.6V
V _I	TTL/CMOS Input Voltage	-0.5V to 6V
V _{IN}	LVDS Input Voltage	-5V to 6V
T _{STG}	Storage temperature	-65 to +150°C
T _J	Maximum junction temperature	+175°C
T _C	Maximum Case temperature	+125°C
ESD	ESD Last Passing Voltage – HBM	8kV
P _D	Power dissipation	1,25W

Table 3: Absolute Maximum Rating

Note: Stresses outside the listed absolute maximum ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition beyond limits indicated in the operational sections of this specification is not recommended. Exposure to absolute maximum rating conditions for extended periods may affect device reliability and performance.

RECOMMENDED OPERATING CONDITIONS

The Recommended Operating as well as derated Conditions according to ECSS-Q-30-11A are presented below

SYMBOL	PARAMETER	OPERATING VALUES	DERATED VALUES
V _{DD}	Power supply voltage	3.0 to 3.6V	3.0 to 3.6V
V _{IN}	TTL/CMOS Input Voltage	0 to 5V	0 to 5V
	LVDS input voltage, receiver inputs	-4.6V to 5.6V	-4.6V to 5.6V
V _{CM}	LVDS Input Common Mode Voltage	-4V to 5V	-4V to 5V
T _C	Case temperature range	-55 to +125 °C	+100°C (T _J =110°C)

Table 4: Recommended Operating Conditions

ARQ_17501_DSH_001_Issue_04, Date: 01-07-2018

The information contained herein is as of publication issue. Production processing does not necessarily include testing of all parameters. This documentation is not contractual and content delivery cannot be considered as an offer or contract. Under this document, the Company assumes no obligation towards third parties, liability or guarantee whatsoever.

**ELECTRICAL CHARACTERISTICS**Unless otherwise stated, these specifications apply for $V_{DD} = 3.3V \pm 0.3V$, $-55^{\circ}C < TC < +125^{\circ}C$

SYMBOL	PARAMETER	CONDITION	MIN	MAX	UNIT
TTL/CMOS DC SPECIFICATIONS (REN, DEN, DIN)					
V_{IH}	High-level input voltage		2.0	5V	V
V_{IL}	Low-level input voltage		-0.3	0.8	V
I_{IH}	High-level input current	$V_{IN} = 3.6V; V_{DD} = 3.6V$	-10	+10	μA
I_{IL}	Low-level input current	$V_{IN} = 0V; V_{DD} = 3.6V$	-10	+10	μA
I_{CS}	Cold Spare Leakage current	$V_{IN} = 3.6V, V_{DD} = V_{SS}$	-3,6	+3,6	μA
TTL/CMOS OUTPUT DC SPECIFICATIONS (OUT)					
V_{OH}	High-level output voltage	$IOH = -0.4mA, V_{DD} = 3.0V$	2.4	V_{DD}	V
		$IOH = -2mA, V_{DD} = 3.0V$	2.2	V_{DD}	V
V_{OL}	Low-level output voltage	$IOL = 2mA, V_{DD} = 3.0V$	-0.3	0.4	V
I_{CS}	Cold Spare Leakage current	$V_{IN} = 3.6V, V_{DD} = V_{SS}$	-6	+6	μA
I_{OZ}	Output Tri-State Current	Tri-State output (channel disabled), $V_{OUT} = V_{DD}$ or V_{SS}	-20	+20	μA
I_{OS}	Output Short Circuit Current (Only one output should be shorted at a time)	$V_{OUT} = 0V$		-50	mA
LVDS OUTPUT DC SPECIFICATIONS (OUT+, OUT-)					
V_{OD}	Differential Output Voltage	$R_L = 100\Omega$	247	453	mV
ΔV_{OD}	Change in V_{OD} between complementary output states	$R_L = 100\Omega$		10	mV
V_{OS}	Offset Voltage	$R_L = 100\Omega, V_{OS} = \frac{V_{OH} + V_{OL}}{2}$	1.125	1.375	V
ΔV_{OS}	Change in V_{OS} between complementary output states	$R_L = 100\Omega$		50	mV
ΔV_{OSB}	Imbalance of Differential Offset Voltage during Voltage transition	$R_L = 100\Omega, C_L = 1pf$ to $10pf$		150	mV
I_{OZ}	Output Tri-State Current	Tri-State output (channel disabled), $V_{OUT} = V_{DD}$ or V_{SS}	-5	+5	μA
I_{CSOUT}	Cold Sparing Leakage Current	$V_{OUT} = 3.6V, V_{DD} = V_{SS}$	-5	+5	μA
I_{OS}	Output Short Circuit Current (Only one output should be shorted at a time)	$V_{OUT+} = V_{OUT-} = 0V$	6		mA
		$V_{OUT+} = V_{OUT-}$	4		mA
LVDS RECEIVER DC SPECIFICATIONS (IN+, IN-)					
V_{TH}	Differential Input High Threshold	$V_{CM} = -4V$ to $+5V$	+100	+600	mV
V_{TL}	Differential Input Low Threshold	$V_{CM} = -4V$ to $+5V$	-600	-100	mV
V_{ID_HYS}	Differential Input hysteresis	$V_{CM} = -4V$ to $+5V$	20		mV
V_{ID_FS}	Differential Input Fail-safe threshold	Low Differential Threshold voltage or Open circuit maintained more than 500ns	20		mV
V_{CMR}	Common Mode Voltage Range	$V_{ID} = 350mV$	-4	+5	V
I_{IN}	Input Current	$V_{DD} = +3.6V, V_{CM} = -4V$ to $+5V,$ $V_{IN+} = V_{TLmin}, V_{IN-} = V_{THmax}$	-10	+10	μA
		$V_{DD} = +3.6V, V_{CM} = -4V$ to $+5V,$ $V_{IN-} = V_{TLmin}, V_{IN+} = V_{THmax}$	-10	+10	μA
ΔI_{IN}	Input Current Balance ($I_{IN+} - I_{IN-}$)	$V_{DD} = +3.6V, V_{CM} = -4V$ to $+5V,$ $V_{IN+} = V_{IN-} = V_{CM}$	-6	6	μA
I_{CSIN}	Cold Sparing Leakage Current	$V_{IN} = +3.6V, V_{DD} = V_{SS}$	-20	+20	μA
C_{IN}	Input Capacitance			3	pF
SUPPLY CURRENT					
I_{CLS}	Total Supply Current	END/ENR= V_{DD} , $V_{DD} = 3.6V$, Fq = DC Driver: $R_L = 100\Omega$ Receiver: No Load		45	mA
I_{CCZ}	Tri-State Supply Current	END, ENR = V_{SS} , $V_{DD} = 3.6V$		10	mA
PSRR	Driver Power Supply Rejection Ratio	$R_L = 100\Omega$, END= V_{DD} , $V_{DD} = 3.6V,$ Fq=250MHz		-50	dB

Table 5: DC Electrical Characteristics

ARQ_17501_DSH_001_Issue_04, Date: 01-07-2018

The information contained herein is as of publication issue. Production processing does not necessarily include testing of all parameters. This documentation is not contractual and content delivery cannot be considered as an offer or contract. Under this document, the Company assumes no obligation towards third parties, liability or guarantee whatsoever.



AC SWITCHING CHARACTERISTICS

Unless otherwise stated, these specifications apply for VDD = 3.3V±0.3V, TA = -55°C to +125°C.

SYMBOL	PARAMETER	CONDITION	MIN	MAX	UNIT
LVDS DRIVER					
t _{PHZ}	Disable Time (Active to Tri-State) High to Z	R _L = 100 Ω, C _L = 10 pf		4.5	ns
t _{PLZ}	Disable Time (Active to Tri-State) Low to Z	R _L = 100 Ω, C _L = 10 pf		4.5	ns
t _{PZH}	Enable Time (Tri-State to Active) Z to High	R _L = 100 Ω, C _L = 10 pf		250	ns
t _{PZL}	Enable Time (Tri-State to Active) Z to Low	R _L = 100 Ω, C _L = 10 pf		250	ns
t _{LHT}	Input/Output Low-to-High Transition Time, 20% to 80%	R _L = 100 Ω, C _L = 1 pf to 10 pf	260	600	ps
t _{HLT}	Input/Output High-to-Low Transition Time, 80% to 20%	R _L = 100 Ω, C _L = 1 pf to 10 pf	260	600	ps
t _{PLHD}	Propagation Low to High Delay	R _L = 100 Ω, C _L = 10pf		2	ns
t _{PHLD}	Propagation High to Low Delay	R _L = 100 Ω, C _L = 10pf		2	ns
T _{SKREW}	Differential Skew t _{PHLD} - t _{PLHD}	R _L = 100 Ω, C _L = 10pf		150	ps
T _{CCS}	Output Channel-to-Channel Skew	R _L = 100 Ω, C _L = 10pf		500	ps
T _{DDS}	Output Device-to-Device Skew	R _L = 100 Ω, C _L = 10pf		750	ps
t _{PJ}	Periodic Jitter	50% duty cycle at 250MHz, trise ≤ 1ns (20% - 80%)		15	ps
t _{CCJ}	Cycle to Cycle Jitter	50% duty cycle at 250MHz, trise ≤ 1ns (20% - 80%)		40	ps
t _{PPJ}	Peak to Peak Jitter	V _{IN} = 2 ⁽⁷⁾ -1PRBS pattern at 500Mbps, trise ≤ 1ns (20% - 80%)		250	ps
t _{DJ}	Deterministic Jitter	V _{IN} = 2 ⁽⁷⁾ -1PRBS pattern at 500Mbps, trise ≤ 1ns (20% - 80%)		200	ps
LVDS RECEIVER					
t _{PHZ}	Disable Time (Active to Tri-State) High to Z	C _L = 10 pf		4.5	ns
t _{PLZ}	Disable Time (Active to Tri-State) Low to Z	C _L = 10 pf		4.5	ns
t _{PZH}	Enable Time (Tri-State to Active) Z to High	C _L = 10 pf		250	ns
t _{PZL}	Enable Time (Tri-State to Active) Z to Low	C _L = 10 pf		250	ns
t _{LHT}	Rise Time, 20% to 80%	C _L = 10pf	800		ps
t _{HLT}	Fall Time, 80% to 20%	C _L = 10pf	800		ps
t _{PLHD}	Propagation Low to High Delay	C _L = 10 pf		2	ns
t _{PHLD}	Propagation High to Low Delay	C _L = 10 pf		2	ns
T _{SKREW}	Differential Skew T _{PHLD} - T _{PLHD}			300	ps
T _{CCS}	Output Channel-to-Channel Skew			500	ps
T _{DDS}	Output Device-to-Device Skew			750	ps
t _{PJ}	Periodic Jitter	V _{ID} = 200mV, 50% duty cycle at 250MHz, trise ≤ 1ns (20% - 80%)		15	ps
t _{CCJ}	Cycle to Cycle Jitter	V _{ID} = 200mV, 50% duty cycle at 250MHz, trise ≤ 1ns (20% - 80%)		40	ps
t _{PPJ}	Peak to Peak Jitter	V _{ID} = 2 ⁽⁷⁾ -1PRBS pattern at 500Mbps, trise ≤ 1ns (20% - 80%)		250	ps
t _{DJ}	Deterministic Jitter	V _{ID} = 2 ⁽⁷⁾ -1PRBS pattern at 500Mbps, trise ≤ 1ns (20% - 80%)		200	ps

Table 6: AC Electrical Characteristics

ARQ_17501_DSH_001_Issue_04, Date: 01-07-2018

The information contained herein is as of publication issue. Production processing does not necessarily include testing of all parameters. This documentation is not contractual and content delivery cannot be considered as an offer or contract. Under this document, the Company assumes no obligation towards third parties, liability or guarantee whatsoever.




Figure 2: LVDS Output load




Figure 3: LVDS Propagation delay and transition time (Left: LVDS Driver, Right: LVDS Receiver)




Figure 4: LVDS Driver Output channel to channel skew




Figure 5: LVDS Offset Voltage




Figure 6: LVDS Receiver Input Differential Hysteresis




Figure 7: Output active to TRISTATE and TRISTATE to active (Left: LVDS Driver, Right: LVDS Receiver)



APPLICATIONS INFORMATION

Transmission media:

The transmission media may be printed-circuit board traces, backplanes, or cables. (Note: The ultimate rate and distance of data transfer is dependent upon the attenuation characteristics of the media, the noise coupling to the environment, and other application specific characteristics.)

The signal path should be matched in length to avoid any skew in differential lines or between channels.

Input Fail-Safe (comparator and timer):

The ARQ-LVT001 also supports Fail-Safe operation when OPEN or SHORTED inputs are present. Receiver output goes HIGH after 500ns for all fail-safe conditions.

PCB layout and Power System Bypass:

Circuit board layout and stack-up for the ARQ-LVT001 should be designed to provide noise-free power to the device.

Good layout practice also will separate high frequency or high level inputs and outputs to minimize unwanted stray noise pickup, feedback and interference. Power system performance may be greatly improved by using thin dielectrics (4 to 10 mils) for power/ground sandwiches. This increases the intrinsic capacitance of the PCB power system which improves power supply filtering, especially at high frequencies, and makes the value and placement of external bypass capacitors less

critical. A 0.250ohm resistor is recommended in the power supply line path. External bypass capacitors should include both RF ceramic and tantalum electrolytic types. RF capacitors may use value of 0.1 μ F. Tantalum capacitors may be 2.2 μ F. Voltage rating for tantalum capacitors should be at least 5X the power supply voltage being used. It is recommended practice to use two vias at each power pin of the ARQ-LVT001, as well as all RF bypass capacitor terminals. Dual vias reduce the interconnect inductance and extends the effective frequency range of the bypass components.

The outer layers of the PCB may be flooded with additional ground plane. These planes will improve shielding and isolation, as well as increase the intrinsic capacitance of the power supply plane system. Naturally, to be effective, these planes must be tied to the ground supply plane at frequent intervals with vias. Frequent via placement also improves signal integrity in signal transmission lines by providing short paths for image currents which reduces signal distortion. The planes should be pulled back from all transmission lines and component mounting pads a distance equal to the width of the widest transmission line from the internal power or ground plane(s) whichever is greater. Doing so minimizes effects on transmission line impedances and reduces unwanted parasitic capacitances at component mounting pads.

TYPICAL APPLICATION




Figure 8: Point to Point Typical Application



PINOUT DESCRIPTION




Figure 9: Pinout diagram

Pin N°	Name	Type	Description
1 (F)	RIN1-	LVDS Input	Inverting LVDS input
2	RIN1+	LVDS Input	Non-Inverting LVDS input
3	RIN2+	LVDS Input	Non-Inverting LVDS input
4	RIN2-	LVDS Input	Inverting LVDS input
5	REN2	Digital Input	Logic low on enable switch-off the LVDS receiver
6	DOUT2-	LVDS Output	Inverting LVDS output
7	DOUT2+	LVDS Output	Non-Inverting LVDS output
8	DOUT1+	LVDS Output	Non-Inverting LVDS output
9	DOUT1-	LVDS Output	Inverting LVDS output
10	DEN1	Digital Input	Logic low on enable puts the LVDS clock output into Tri- State and reduces supply current
11	DIN1	Digital Input	CMOS/TTL input
12	DIN2	Digital Input	CMOS/TTL input
13	DEN2	Digital Input	Logic low on enable puts the LVDS clock output into Tri- State and reduces supply current
14	VCC	Power	Power supply
15	GND	Power	Power supply
16	ROUT2	Digital Output	CMOS/TTL output
17	ROUT1	Digital Output	CMOS/TTL output
18	REN1	Digital Input	Logic low on enable switch-off the LVDS receiver

Table 7: Pinout Description



PACKAGE

FP-18 Drawing





Figure 10: FP-18 Package drawing

- Notes:
1. An Index mark shall be located adjacent to Pin 1.
 2. The dimension shall be measured from the seating plane to the base plane.
 3. The true position pin spacing is 1.27mm between centerlines. Each pin centerline shall be located within ±0.13mm of its true longitudinal position relative to Pin 1 and the highest pin number.
 4. All exposed metallized areas are gold plated over electroplated nickel per MIL-PRF-38535.
 5. The lid is electrically connected to VSS.
 6. Lead finishes are in accordance to MIL-PRF-38535.

ARQ_17501_DSH_001_Issue_04, Date: 01-07-2018

The information contained herein is as of publication issue. Production processing does not necessarily include testing of all parameters. This documentation is not contractual and content delivery cannot be considered as an offer or contract. Under this document, the Company assumes no obligation towards third parties, liability or guarantee whatsoever.



MARKING

The laser marked information on the component are:

- ARQUIMEA's symbol **Q**
- The Entire Part-type
- Traceability information



The traceability information comprises a manufacturing date code, a lot identification and a serial number:

- **Date Code:** Four-digit code number is used for the manufacturing date. The first two digits are the last two figures of the year of manufacture. The last two digits indicate the week of the year (i.e. 01 to 52), during which encapsulation or the final production process occurred.

- **Lot and Selected Sublot Identification:** If it is necessary to differentiate between more than one lot processed in the same week, a suffix letter (beginning with the letter A) is added to the date code. For a Selected Sublot a second suffix letter (beginning with the letter A) is added to the date code. For a single lot or sublot, letters are omitted (replaced by space).

- **Serial Number:** A serial number consisting of three digits is used. Serial numbers are run sequentially and not duplicated if more than one sub-lot is taken from one production lot.

For Engineering Models, "**EM**" marking is written after Serial Number

ARQ_17501_DSH_001_Issue_04, Date: 01-07-2018

The information contained herein is as of publication issue. Production processing does not necessarily include testing of all parameters. This documentation is not contractual and content delivery cannot be considered as an offer or contract. Under this document, the Company assumes no obligation towards third parties, liability or guarantee whatsoever.



QUALITY STANDARDS

ARQUIMEA INGENIERÍA S.L.U. develops its activities under the premises of quality and sustainability, offering efficient, liable and innovative technologies and solutions to its customers.

ARQUIMEA's Quality Management System meets the requirements of ISO 9100:2010 Aerospace Series and has been audited and certified by the Spanish Association for Standardization and Certification, AENOR.



To meet the highest quality and reliability, ARQUIMEA designs and develops its aerospace product line according to military and space standards.

Our space microelectronic devices are available in the following processes (Screened and Qualified):

- Equivalent to QML 38535 LEVEL Q or V* (on request)
- Equivalent to ESCC 9000*
*with radiation Qualification

For the procurement in die form, the following processes can be offered on request:

- In accordance with ECSS-Q-ST-60-05C
- Equivalent to QML 38534 LEVEL H or Level K*

Engineering Models are available and tested at 25°C only.

ARQ_17501_DSH_001_Issue_04, Date: 01-07-2018

The information contained herein is as of publication issue. Production processing does not necessarily include testing of all parameters. This documentation is not contractual and content delivery cannot be considered as an offer or contract. Under this document, the Company assumes no obligation towards third parties, liability or guarantee whatsoever.

**IMPORTANT NOTICE**

ARQUIMEA INGENIERÍA S.L.U. and its subsidiaries (ARQUIMEA) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers must obtain the latest relevant information before placing orders and must verify that such information is current and complete. All products are sold subject to ARQUIMEA's terms and conditions of sale supplied at the time of order acknowledgment.

ARQUIMEA warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with ARQUIMEA's standard warranty. Testing and other quality control techniques are used to the extent ARQUIMEA deems necessary to support this warranty. Except where mandated by legal requirements, testing of all parameters of each product is not necessarily performed.

ARQUIMEA assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using ARQUIMEA components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

ARQUIMEA does not warrant or represent that any license, either express or implied, is granted under any ARQUIMEA patent right, copyright, mask work right, or other ARQUIMEA intellectual property right relating to any combination, machine, or process in which ARQUIMEA products or services are used. Information published by ARQUIMEA regarding third-party products or services does not constitute a license from ARQUIMEA to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from ARQUIMEA under the patents or other intellectual property of ARQUIMEA.

Reproduction of ARQUIMEA information in ARQUIMEA data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. ARQUIMEA is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of ARQUIMEA products or services with statements different from or beyond the parameters stated by ARQUIMEA for that product or service voids all express and any implied warranties for the associated ARQUIMEA product or service and is an unfair and deceptive business practice. ARQUIMEA is not responsible or liable for any such statements.

ARQUIMEA products are not authorized for use in safety-critical applications (such as life support) where a failure of the ARQUIMEA product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of ARQUIMEA products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by ARQUIMEA. Further, Buyers must fully indemnify ARQUIMEA and its representatives against any damages arising out of the use of ARQUIMEA products in such safety-critical applications.

Only products designated by ARQUIMEA as military-grade or space-grade meet military or space specifications. Buyers acknowledge and agree that any such use of ARQUIMEA products which ARQUIMEA has not designated as military-grade or space-grade is solely at the Buyer's risk and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

ARQ_17501_DSH_001_Issue_04, Date: 01-07-2018

The information contained herein is as of publication issue. Production processing does not necessarily include testing of all parameters. This documentation is not contractual and content delivery cannot be considered as an offer or contract. Under this document, the Company assumes no obligation towards third parties, liability or guarantee whatsoever.

**REVISION HISTORY**

Date Released	Issue	Section	Changes
20-09-2017	Draft A	All	Initial Release
30-10-2017	01	All	Format change
28-11-2017	02	TRUTH TABLE	Added table
20-02-2018	03	AVAILABLE OPTIONS PACKAGE MARKING	Added description Notes Added Added Information
01-07-2018	04	ELECTRICAL CHARACTERISTICS	Parameter update after electrical measurements at room

ARQ_17501_DSH_001_Issue_04, Date: 01-07-2018

The information contained herein is as of publication issue. Production processing does not necessarily include testing of all parameters. This documentation is not contractual and content delivery cannot be considered as an offer or contract. Under this document, the Company assumes no obligation towards third parties, liability or guarantee whatsoever.



Space Technology Partner

CONTACT AND ORDERS:

ARQUIMEA INGENIERÍA S.L.U.

c/ Margarita Salas 10, 28918 Leganés (Madrid) SPAIN

Tel: +34 91 689 8094

Fax: +34 91 182 1577

Mail: info@arquimea.com

ARQ_17501_DSH_001_Issue_04, Date: 01-07-2018

The information contained herein is as of publication issue. Production processing does not necessarily include testing of all parameters. This documentation is not contractual and content delivery cannot be considered as an offer or contract. Under this document, the Company assumes no obligation towards third parties, liability or guarantee whatsoever.